Notice of Allowability	Application No.	Applicant(s)	Applicant(s)	
	10/604,587	CHANG, CHING-YU		
	Examiner	Art Unit)	
	Pamela E Perkins	2822	Bu	
Th MAILING DATE of this communication appeals of the communication appeals of the communication appeals of the communication appeals of the Office of MAILING DATE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIPS of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this or other appropriate communicat GHTS. This application is subject	application. If not include tion will be mailed in due o	d course. THIS	
1. This communication is responsive to the amendment filed	on 12 May 2004.			
2. X The allowed claim(s) is/are <u>1-9 and 15-24</u> .				
3. $oxed{oxed}$ The drawings filed on <u>31 July 2003</u> are accepted by the Ex	caminer.			
4. Acknowledgment is made of a claim for foreign priority unall All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.	e been received. e been received in Application Not cuments have been received in the communication to file a replication.	nis national stage applicat oly complying with the req	uirements	
5. A SUBSTITUTE OATH OR DECLARATION must be subminFORMAL PATENT APPLICATION (PTO-152) which give	es reason(s) why the oath or decl		OTICE OF	
6. ☐ CORRECTED DRAWINGS (as "replacement sheets") mus		FO 049) attached		
 (a) ☐ including changes required by the Notice of Draftspers 1) ☐ hereto or 2) ☐ to Paper No./Mail Date 	·	O-946) attached		
(b) ☐ including changes required by the attached Examiner's Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1.	s Amendment / Comment or in th		back) of	
each sheet. Replacement sheet(s) should be labeled as such in the				
7. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT			lote the	
	•			
Attachm nt(s) 1. Notice of References Cited (PTO-892)	5 ☐ Notice of Informa	al Patent Application (PTC)-152)	
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. Interview Summa	ary (PTO-413),	7 102)	
3. Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date	Paper No./Mail I 98), 7. ⊠ Examiner's Amei			
 Examiner's Comment Regarding Requirement for Deposit of Biological Material 	8. ⊠ Examiner's State 9. □ Other .	ement of Reasons for Allo	wance	
	SUPE	AMIR ZARABIAN RVISORY PATENT EXAMIN		

DETAILED ACTION

This office action is in response to the filing of the amendment on 12 May 2004. Claims 1-24 are pending; claims 10-14 have been withdrawn from consideration.

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

The application has been amended as follows:

Cancel claims 10-14.

Allowable Subject Matter

Claims 1-9 and 15-24 are allowed.

Reasons for Allowance

The following is an examiner's statement of reasons for allowance: prior art does not anticipate, teach, or suggest a method of fabricating a non-volatile memory, where a longitudinal strip of stacked layer is formed over a substrate, wherein the longitudinal strip is a stack that includes a gate dielectric layer, a conductive layer and a cap layer; forming a buried bit line in the substrate on each side of the longitudinal strip; patterning the longitudinal strip to form a plurality of stacked blocks; forming a dielectric layer over the substrate, wherein the dielectric layer exposes the cap layers of the stacked blocks;

Art Unit: 2822

removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

For example, Chang (6,541,828) discloses a method of fabricating a non-volatile memory where a longitudinal strip stacked layer is formed over a substrate; forming a buried bit line in the substrate on each side of the longitudinal strip; patterning the longitudinal strip to form a plurality of stacked blocks; forming a dielectric layer over the substrate; forming a word line over the dielectric layer. Chang further discloses forming the buried bit line using ion implantation with the longitudinal strip as a mask. However, Chang does not disclose, anticipate, teach, or suggest the longitudinal strip is a stack that includes a gate dielectric layer, a conductive layer and a cap layer; forming a dielectric layer over the substrate, wherein the dielectric layer exposes the cap layers of the stacked blocks; removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding

Application/Control Number: 10/604,587

Art Unit: 2822

memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

Li et al. (6,545,310) disclose a method of fabricating a non-volatile memory where a longitudinal strip stacked layer is formed over a substrate and forming a word line over the substrate to connect blocks on the same row serially. However, Li et al. do not disclose, anticipate, teach or suggest forming a dielectric layer over the substrate, wherein the dielectric layer exposes the cap layers of the stacked blocks; removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

The prior art made of record in this action does not anticipate, teach, or suggest a method of fabricating a non-volatile memory, where a longitudinal strip of stacked layer is formed over a substrate, wherein the longitudinal strip is a stack that includes a gate dielectric layer, a conductive layer and a cap layer; forming a buried bit line in the substrate on each side of the longitudinal strip; patterning the longitudinal strip to form a plurality of stacked blocks; forming a dielectric layer over the substrate, wherein the

Application/Control Number: 10/604,587

Art Unit: 2822

dielectric layer exposes the cap layers of the stacked blocks; removing the cap layers of some of the stacked blocks to form a plurality of first opening exposing a portion of the conductive layer of the stacked blocks; and forming a word line over the dielectric layer and filling the first openings to connect the portion of the conductive layer exposed by the first opening of the stacked blocks in the same row serially to form a plurality of coding memory cells, wherein the coding memory cells having the word line connecting to the conductive layer of the stacked blocks are in a first data state and the coding memory cells having the word line connecting to the cap layers of the stacked blocks are in a second data state.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pamela E Perkins whose telephone number is (571) 272-1840. The examiner can normally be reached on Monday thru Friday, 9:00am to 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/604,587 Page 6

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PEP

AMIR ZARABIAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800